blob: 83e3ffca57d58dc743a715eb5c997336faa7d15e [file] [log] [blame]
Artem Udovichenko4a0dad62016-01-26 12:28:31 +03001/*
2 * Copyright (C) 2015 The Android Open Source Project
3 *
4 * Licensed under the Apache License, Version 2.0 (the "License");
5 * you may not use this file except in compliance with the License.
6 * You may obtain a copy of the License at
7 *
8 * http://www.apache.org/licenses/LICENSE-2.0
9 *
10 * Unless required by applicable law or agreed to in writing, software
11 * distributed under the License is distributed on an "AS IS" BASIS,
12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 * See the License for the specific language governing permissions and
14 * limitations under the License.
15 */
16
17#ifndef ART_COMPILER_OPTIMIZING_INSTRUCTION_SIMPLIFIER_SHARED_H_
18#define ART_COMPILER_OPTIMIZING_INSTRUCTION_SIMPLIFIER_SHARED_H_
19
20#include "nodes.h"
21
22namespace art {
23
Anton Kirilov74234da2017-01-13 14:42:47 +000024namespace helpers {
25
26inline bool CanFitInShifterOperand(HInstruction* instruction) {
27 if (instruction->IsTypeConversion()) {
28 HTypeConversion* conversion = instruction->AsTypeConversion();
29 Primitive::Type result_type = conversion->GetResultType();
30 Primitive::Type input_type = conversion->GetInputType();
31 // We don't expect to see the same type as input and result.
32 return Primitive::IsIntegralType(result_type) && Primitive::IsIntegralType(input_type) &&
33 (result_type != input_type);
34 } else {
35 return (instruction->IsShl() && instruction->AsShl()->InputAt(1)->IsIntConstant()) ||
36 (instruction->IsShr() && instruction->AsShr()->InputAt(1)->IsIntConstant()) ||
37 (instruction->IsUShr() && instruction->AsUShr()->InputAt(1)->IsIntConstant());
38 }
39}
40
41inline bool HasShifterOperand(HInstruction* instr, InstructionSet isa) {
42 // On ARM64 `neg` instructions are an alias of `sub` using the zero register
43 // as the first register input.
44 bool res = instr->IsAdd() || instr->IsAnd() || (isa == kArm64 && instr->IsNeg()) ||
45 instr->IsOr() || instr->IsSub() || instr->IsXor();
46 return res;
47}
48
49} // namespace helpers
50
Artem Udovichenko4a0dad62016-01-26 12:28:31 +030051bool TryCombineMultiplyAccumulate(HMul* mul, InstructionSet isa);
Artem Serov7fc63502016-02-09 17:15:29 +000052// For bitwise operations (And/Or/Xor) with a negated input, try to use
53// a negated bitwise instruction.
54bool TryMergeNegatedInput(HBinaryOperation* op);
Artem Udovichenko4a0dad62016-01-26 12:28:31 +030055
Artem Serov328429f2016-07-06 16:23:04 +010056bool TryExtractArrayAccessAddress(HInstruction* access,
57 HInstruction* array,
58 HInstruction* index,
59 size_t data_offset);
60
Artem Udovichenko4a0dad62016-01-26 12:28:31 +030061} // namespace art
62
63#endif // ART_COMPILER_OPTIMIZING_INSTRUCTION_SIMPLIFIER_SHARED_H_