blob: cb8fe5643d3b75969d28ce5f72ddb8bc26b01ab8 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/drivers/ide/pci/hpt34x.c Version 0.40 Sept 10, 2002
3 *
4 * Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
5 * May be copied or modified under the terms of the GNU General Public License
6 *
7 *
8 * 00:12.0 Unknown mass storage controller:
9 * Triones Technologies, Inc.
10 * Unknown device 0003 (rev 01)
11 *
12 * hde: UDMA 2 (0x0000 0x0002) (0x0000 0x0010)
13 * hdf: UDMA 2 (0x0002 0x0012) (0x0010 0x0030)
14 * hde: DMA 2 (0x0000 0x0002) (0x0000 0x0010)
15 * hdf: DMA 2 (0x0002 0x0012) (0x0010 0x0030)
16 * hdg: DMA 1 (0x0012 0x0052) (0x0030 0x0070)
17 * hdh: DMA 1 (0x0052 0x0252) (0x0070 0x00f0)
18 *
19 * ide-pci.c reference
20 *
21 * Since there are two cards that report almost identically,
22 * the only discernable difference is the values reported in pcicmd.
23 * Booting-BIOS card or HPT363 :: pcicmd == 0x07
24 * Non-bootable card or HPT343 :: pcicmd == 0x05
25 */
26
Linus Torvalds1da177e2005-04-16 15:20:36 -070027#include <linux/module.h>
28#include <linux/types.h>
29#include <linux/kernel.h>
30#include <linux/delay.h>
31#include <linux/timer.h>
32#include <linux/mm.h>
33#include <linux/ioport.h>
34#include <linux/blkdev.h>
35#include <linux/hdreg.h>
36#include <linux/interrupt.h>
37#include <linux/pci.h>
38#include <linux/init.h>
39#include <linux/ide.h>
40
41#include <asm/io.h>
42#include <asm/irq.h>
43
44#define HPT343_DEBUG_DRIVE_INFO 0
45
Linus Torvalds1da177e2005-04-16 15:20:36 -070046static int hpt34x_tune_chipset (ide_drive_t *drive, u8 xferspeed)
47{
48 struct pci_dev *dev = HWIF(drive)->pci_dev;
Bartlomiej Zolnierkiewicz2d5eaa62007-05-10 00:01:08 +020049 u8 speed = ide_rate_filter(drive, xferspeed);
Linus Torvalds1da177e2005-04-16 15:20:36 -070050 u32 reg1= 0, tmp1 = 0, reg2 = 0, tmp2 = 0;
51 u8 hi_speed, lo_speed;
52
53 hi_speed = speed >> 4;
54 lo_speed = speed & 0x0f;
55
56 if (hi_speed & 7) {
57 hi_speed = (hi_speed & 4) ? 0x01 : 0x10;
58 } else {
59 lo_speed <<= 5;
60 lo_speed >>= 5;
61 }
62
63 pci_read_config_dword(dev, 0x44, &reg1);
64 pci_read_config_dword(dev, 0x48, &reg2);
65 tmp1 = ((lo_speed << (3*drive->dn)) | (reg1 & ~(7 << (3*drive->dn))));
Bartlomiej Zolnierkiewicz296d9bc2007-02-17 02:40:20 +010066 tmp2 = ((hi_speed << drive->dn) | (reg2 & ~(0x11 << drive->dn)));
Linus Torvalds1da177e2005-04-16 15:20:36 -070067 pci_write_config_dword(dev, 0x44, tmp1);
68 pci_write_config_dword(dev, 0x48, tmp2);
69
70#if HPT343_DEBUG_DRIVE_INFO
71 printk("%s: %s drive%d (0x%04x 0x%04x) (0x%04x 0x%04x)" \
72 " (0x%02x 0x%02x)\n",
73 drive->name, ide_xfer_verbose(speed),
74 drive->dn, reg1, tmp1, reg2, tmp2,
75 hi_speed, lo_speed);
76#endif /* HPT343_DEBUG_DRIVE_INFO */
77
78 return(ide_config_drive_speed(drive, speed));
79}
80
81static void hpt34x_tune_drive (ide_drive_t *drive, u8 pio)
82{
Bartlomiej Zolnierkiewicz21347582007-07-20 01:11:58 +020083 pio = ide_get_best_pio_mode(drive, pio, 5);
Linus Torvalds1da177e2005-04-16 15:20:36 -070084 (void) hpt34x_tune_chipset(drive, (XFER_PIO_0 + pio));
85}
86
Linus Torvalds1da177e2005-04-16 15:20:36 -070087static int hpt34x_config_drive_xfer_rate (ide_drive_t *drive)
88{
Linus Torvalds1da177e2005-04-16 15:20:36 -070089 drive->init_speed = 0;
90
Bartlomiej Zolnierkiewicz29e744d2007-05-10 00:01:09 +020091 if (ide_tune_dma(drive))
Bartlomiej Zolnierkiewicz3608b5d2007-02-17 02:40:26 +010092 return -1;
Linus Torvalds1da177e2005-04-16 15:20:36 -070093
Bartlomiej Zolnierkiewiczd8f44692007-02-17 02:40:25 +010094 if (ide_use_fast_pio(drive))
Linus Torvalds1da177e2005-04-16 15:20:36 -070095 hpt34x_tune_drive(drive, 255);
Bartlomiej Zolnierkiewiczd8f44692007-02-17 02:40:25 +010096
Bartlomiej Zolnierkiewicz3608b5d2007-02-17 02:40:26 +010097 return -1;
Linus Torvalds1da177e2005-04-16 15:20:36 -070098}
99
100/*
101 * If the BIOS does not set the IO base addaress to XX00, 343 will fail.
102 */
103#define HPT34X_PCI_INIT_REG 0x80
104
105static unsigned int __devinit init_chipset_hpt34x(struct pci_dev *dev, const char *name)
106{
107 int i = 0;
108 unsigned long hpt34xIoBase = pci_resource_start(dev, 4);
109 unsigned long hpt_addr[4] = { 0x20, 0x34, 0x28, 0x3c };
110 unsigned long hpt_addr_len[4] = { 7, 3, 7, 3 };
111 u16 cmd;
112 unsigned long flags;
113
114 local_irq_save(flags);
115
116 pci_write_config_byte(dev, HPT34X_PCI_INIT_REG, 0x00);
117 pci_read_config_word(dev, PCI_COMMAND, &cmd);
118
Alan Cox9702b5d2007-07-20 01:11:54 +0200119 if (cmd & PCI_COMMAND_MEMORY)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700120 pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0xF0);
Alan Cox9702b5d2007-07-20 01:11:54 +0200121 else
Linus Torvalds1da177e2005-04-16 15:20:36 -0700122 pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x20);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700123
124 /*
125 * Since 20-23 can be assigned and are R/W, we correct them.
126 */
127 pci_write_config_word(dev, PCI_COMMAND, cmd & ~PCI_COMMAND_IO);
128 for(i=0; i<4; i++) {
129 dev->resource[i].start = (hpt34xIoBase + hpt_addr[i]);
130 dev->resource[i].end = dev->resource[i].start + hpt_addr_len[i];
131 dev->resource[i].flags = IORESOURCE_IO;
132 pci_write_config_dword(dev,
133 (PCI_BASE_ADDRESS_0 + (i * 4)),
134 dev->resource[i].start);
135 }
136 pci_write_config_word(dev, PCI_COMMAND, cmd);
137
138 local_irq_restore(flags);
139
140 return dev->irq;
141}
142
143static void __devinit init_hwif_hpt34x(ide_hwif_t *hwif)
144{
145 u16 pcicmd = 0;
146
147 hwif->autodma = 0;
148
149 hwif->tuneproc = &hpt34x_tune_drive;
150 hwif->speedproc = &hpt34x_tune_chipset;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700151 hwif->drives[0].autotune = 1;
152 hwif->drives[1].autotune = 1;
153
154 pci_read_config_word(hwif->pci_dev, PCI_COMMAND, &pcicmd);
155
156 if (!hwif->dma_base)
157 return;
158
Bartlomiej Zolnierkiewicz76e1faa2007-08-20 22:42:57 +0200159#ifdef CONFIG_HPT34X_AUTODMA
Linus Torvalds1da177e2005-04-16 15:20:36 -0700160 hwif->ultra_mask = 0x07;
161 hwif->mwdma_mask = 0x07;
162 hwif->swdma_mask = 0x07;
Bartlomiej Zolnierkiewicz76e1faa2007-08-20 22:42:57 +0200163#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -0700164
165 hwif->ide_dma_check = &hpt34x_config_drive_xfer_rate;
166 if (!noautodma)
167 hwif->autodma = (pcicmd & PCI_COMMAND_MEMORY) ? 1 : 0;
168 hwif->drives[0].autodma = hwif->autodma;
169 hwif->drives[1].autodma = hwif->autodma;
170}
171
172static ide_pci_device_t hpt34x_chipset __devinitdata = {
173 .name = "HPT34X",
174 .init_chipset = init_chipset_hpt34x,
175 .init_hwif = init_hwif_hpt34x,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700176 .autodma = NOAUTODMA,
177 .bootable = NEVER_BOARD,
Bartlomiej Zolnierkiewicz4099d142007-07-20 01:11:59 +0200178 .extra = 16,
179 .pio_mask = ATA_PIO5,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700180};
181
182static int __devinit hpt34x_init_one(struct pci_dev *dev, const struct pci_device_id *id)
183{
184 ide_pci_device_t *d = &hpt34x_chipset;
185 static char *chipset_names[] = {"HPT343", "HPT345"};
186 u16 pcicmd = 0;
187
188 pci_read_config_word(dev, PCI_COMMAND, &pcicmd);
189
190 d->name = chipset_names[(pcicmd & PCI_COMMAND_MEMORY) ? 1 : 0];
191 d->bootable = (pcicmd & PCI_COMMAND_MEMORY) ? OFF_BOARD : NEVER_BOARD;
192
193 return ide_setup_pci_device(dev, d);
194}
195
196static struct pci_device_id hpt34x_pci_tbl[] = {
197 { PCI_VENDOR_ID_TTI, PCI_DEVICE_ID_TTI_HPT343, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
198 { 0, },
199};
200MODULE_DEVICE_TABLE(pci, hpt34x_pci_tbl);
201
202static struct pci_driver driver = {
203 .name = "HPT34x_IDE",
204 .id_table = hpt34x_pci_tbl,
205 .probe = hpt34x_init_one,
206};
207
Bartlomiej Zolnierkiewicz82ab1ee2007-01-27 13:46:56 +0100208static int __init hpt34x_ide_init(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700209{
210 return ide_pci_register_driver(&driver);
211}
212
213module_init(hpt34x_ide_init);
214
215MODULE_AUTHOR("Andre Hedrick");
216MODULE_DESCRIPTION("PCI driver module for Highpoint 34x IDE");
217MODULE_LICENSE("GPL");