blob: 6072993f01e3f9debc30c0933856fea23a55190e [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/drivers/mmc/wbsd.h - Winbond W83L51xD SD/MMC driver
3 *
4 * Copyright (C) 2004-2005 Pierre Ossman, All Rights Reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify
Pierre Ossman643f7202006-09-30 23:27:52 -07007 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or (at
9 * your option) any later version.
Linus Torvalds1da177e2005-04-16 15:20:36 -070010 */
11
Linus Torvalds1da177e2005-04-16 15:20:36 -070012#define LOCK_CODE 0xAA
13
14#define WBSD_CONF_SWRST 0x02
15#define WBSD_CONF_DEVICE 0x07
16#define WBSD_CONF_ID_HI 0x20
17#define WBSD_CONF_ID_LO 0x21
18#define WBSD_CONF_POWER 0x22
19#define WBSD_CONF_PME 0x23
20#define WBSD_CONF_PMES 0x24
21
22#define WBSD_CONF_ENABLE 0x30
23#define WBSD_CONF_PORT_HI 0x60
24#define WBSD_CONF_PORT_LO 0x61
25#define WBSD_CONF_IRQ 0x70
26#define WBSD_CONF_DRQ 0x74
27
28#define WBSD_CONF_PINS 0xF0
29
30#define DEVICE_SD 0x03
31
Pierre Ossman85bcc132005-05-08 19:35:27 +010032#define WBSD_PINS_DAT3_HI 0x20
33#define WBSD_PINS_DAT3_OUT 0x10
34#define WBSD_PINS_GP11_HI 0x04
35#define WBSD_PINS_DETECT_GP11 0x02
36#define WBSD_PINS_DETECT_DAT3 0x01
37
Linus Torvalds1da177e2005-04-16 15:20:36 -070038#define WBSD_CMDR 0x00
39#define WBSD_DFR 0x01
40#define WBSD_EIR 0x02
41#define WBSD_ISR 0x03
42#define WBSD_FSR 0x04
43#define WBSD_IDXR 0x05
44#define WBSD_DATAR 0x06
45#define WBSD_CSR 0x07
46
47#define WBSD_EINT_CARD 0x40
48#define WBSD_EINT_FIFO_THRE 0x20
49#define WBSD_EINT_CCRC 0x10
50#define WBSD_EINT_TIMEOUT 0x08
51#define WBSD_EINT_PROGEND 0x04
52#define WBSD_EINT_CRC 0x02
53#define WBSD_EINT_TC 0x01
54
55#define WBSD_INT_PENDING 0x80
56#define WBSD_INT_CARD 0x40
57#define WBSD_INT_FIFO_THRE 0x20
58#define WBSD_INT_CRC 0x10
59#define WBSD_INT_TIMEOUT 0x08
60#define WBSD_INT_PROGEND 0x04
61#define WBSD_INT_BUSYEND 0x02
62#define WBSD_INT_TC 0x01
63
64#define WBSD_FIFO_EMPTY 0x80
65#define WBSD_FIFO_FULL 0x40
66#define WBSD_FIFO_EMTHRE 0x20
67#define WBSD_FIFO_FUTHRE 0x10
68#define WBSD_FIFO_SZMASK 0x0F
69
70#define WBSD_MSLED 0x20
71#define WBSD_POWER_N 0x10
72#define WBSD_WRPT 0x04
73#define WBSD_CARDPRESENT 0x01
74
75#define WBSD_IDX_CLK 0x01
76#define WBSD_IDX_PBSMSB 0x02
77#define WBSD_IDX_TAAC 0x03
78#define WBSD_IDX_NSAC 0x04
79#define WBSD_IDX_PBSLSB 0x05
80#define WBSD_IDX_SETUP 0x06
81#define WBSD_IDX_DMA 0x07
82#define WBSD_IDX_FIFOEN 0x08
83#define WBSD_IDX_STATUS 0x10
84#define WBSD_IDX_RSPLEN 0x1E
85#define WBSD_IDX_RESP0 0x1F
86#define WBSD_IDX_RESP1 0x20
87#define WBSD_IDX_RESP2 0x21
88#define WBSD_IDX_RESP3 0x22
89#define WBSD_IDX_RESP4 0x23
90#define WBSD_IDX_RESP5 0x24
91#define WBSD_IDX_RESP6 0x25
92#define WBSD_IDX_RESP7 0x26
93#define WBSD_IDX_RESP8 0x27
94#define WBSD_IDX_RESP9 0x28
95#define WBSD_IDX_RESP10 0x29
96#define WBSD_IDX_RESP11 0x2A
97#define WBSD_IDX_RESP12 0x2B
98#define WBSD_IDX_RESP13 0x2C
99#define WBSD_IDX_RESP14 0x2D
100#define WBSD_IDX_RESP15 0x2E
101#define WBSD_IDX_RESP16 0x2F
102#define WBSD_IDX_CRCSTATUS 0x30
103#define WBSD_IDX_ISR 0x3F
104
105#define WBSD_CLK_375K 0x00
106#define WBSD_CLK_12M 0x01
107#define WBSD_CLK_16M 0x02
108#define WBSD_CLK_24M 0x03
109
Pierre Ossman65ae2112005-09-06 15:18:57 -0700110#define WBSD_DATA_WIDTH 0x01
111
Linus Torvalds1da177e2005-04-16 15:20:36 -0700112#define WBSD_DAT3_H 0x08
113#define WBSD_FIFO_RESET 0x04
114#define WBSD_SOFT_RESET 0x02
115#define WBSD_INC_INDEX 0x01
116
117#define WBSD_DMA_SINGLE 0x02
118#define WBSD_DMA_ENABLE 0x01
119
120#define WBSD_FIFOEN_EMPTY 0x20
121#define WBSD_FIFOEN_FULL 0x10
122#define WBSD_FIFO_THREMASK 0x0F
123
124#define WBSD_BLOCK_READ 0x80
125#define WBSD_BLOCK_WRITE 0x40
126#define WBSD_BUSY 0x20
127#define WBSD_CARDTRAFFIC 0x04
128#define WBSD_SENDCMD 0x02
129#define WBSD_RECVRES 0x01
130
131#define WBSD_RSP_SHORT 0x00
132#define WBSD_RSP_LONG 0x01
133
134#define WBSD_CRC_MASK 0x1F
135#define WBSD_CRC_OK 0x05 /* S010E (00101) */
136#define WBSD_CRC_FAIL 0x0B /* S101E (01011) */
137
Pierre Ossman85bcc132005-05-08 19:35:27 +0100138#define WBSD_DMA_SIZE 65536
Linus Torvalds1da177e2005-04-16 15:20:36 -0700139
140struct wbsd_host
141{
142 struct mmc_host* mmc; /* MMC structure */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100143
Linus Torvalds1da177e2005-04-16 15:20:36 -0700144 spinlock_t lock; /* Mutex */
145
Pierre Ossman85bcc132005-05-08 19:35:27 +0100146 int flags; /* Driver states */
147
148#define WBSD_FCARD_PRESENT (1<<0) /* Card is present */
149#define WBSD_FIGNORE_DETECT (1<<1) /* Ignore card detection */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100150
Linus Torvalds1da177e2005-04-16 15:20:36 -0700151 struct mmc_request* mrq; /* Current request */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100152
Linus Torvalds1da177e2005-04-16 15:20:36 -0700153 u8 isr; /* Accumulated ISR */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100154
Linus Torvalds1da177e2005-04-16 15:20:36 -0700155 struct scatterlist* cur_sg; /* Current SG entry */
156 unsigned int num_sg; /* Number of entries left */
157 void* mapped_sg; /* vaddr of mapped sg */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100158
Linus Torvalds1da177e2005-04-16 15:20:36 -0700159 unsigned int offset; /* Offset into current entry */
160 unsigned int remain; /* Data left in curren entry */
161
162 int size; /* Total size of transfer */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100163
Linus Torvalds1da177e2005-04-16 15:20:36 -0700164 char* dma_buffer; /* ISA DMA buffer */
165 dma_addr_t dma_addr; /* Physical address for same */
166
167 int firsterr; /* See fifo functions */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100168
Linus Torvalds1da177e2005-04-16 15:20:36 -0700169 u8 clk; /* Current clock speed */
Pierre Ossman65ae2112005-09-06 15:18:57 -0700170 unsigned char bus_width; /* Current bus width */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100171
Linus Torvalds1da177e2005-04-16 15:20:36 -0700172 int config; /* Config port */
173 u8 unlock_code; /* Code to unlock config */
174
175 int chip_id; /* ID of controller */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100176
Linus Torvalds1da177e2005-04-16 15:20:36 -0700177 int base; /* I/O port base */
178 int irq; /* Interrupt */
179 int dma; /* DMA channel */
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100180
Linus Torvalds1da177e2005-04-16 15:20:36 -0700181 struct tasklet_struct card_tasklet; /* Tasklet structures */
182 struct tasklet_struct fifo_tasklet;
183 struct tasklet_struct crc_tasklet;
184 struct tasklet_struct timeout_tasklet;
185 struct tasklet_struct finish_tasklet;
186 struct tasklet_struct block_tasklet;
Pierre Ossmanfecf92b2005-09-12 12:09:25 +0100187
Pierre Ossman1656fa52005-09-03 16:45:49 +0100188 struct timer_list ignore_timer; /* Ignore detection timer */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700189};