arch/arm/plat-samsung/include/plat/regs-serial.h - LeafOS-Devices/android_kernel_samsung_gta4xl - Gitiles

 /* arch/arm/plat-samsung/include/plat/regs-serial.h
  *
  *  From linux/include/asm-arm/hardware/serial_s3c2410.h
  *
  *  Internal header file for Samsung S3C2410 serial ports (UART0-2)
  *
  *  Copyright (C) 2002 Shane Nay (shane@minirl.com)
  *
  *  Additional defines, Copyright 2003 Simtec Electronics (linux@simtec.co.uk)
  *
  *  Adapted from:
  *
  *  Internal header file for MX1ADS serial ports (UART1 & 2)
  *
  *  Copyright (C) 2002 Shane Nay (shane@minirl.com)
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License as published by
  * the Free Software Foundation; either version 2 of the License, or
  * (at your option) any later version.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  * GNU General Public License for more details.
  *
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

 #ifndef __ASM_ARM_REGS_SERIAL_H
 #define __ASM_ARM_REGS_SERIAL_H

 #define S3C24XX_VA_UART0      (S3C_VA_UART)
 #define S3C24XX_VA_UART1      (S3C_VA_UART + 0x4000 )
 #define S3C24XX_VA_UART2      (S3C_VA_UART + 0x8000 )
 #define S3C24XX_VA_UART3      (S3C_VA_UART + 0xC000 )

 #define S3C2410_PA_UART0      (S3C24XX_PA_UART)
 #define S3C2410_PA_UART1      (S3C24XX_PA_UART + 0x4000 )
 #define S3C2410_PA_UART2      (S3C24XX_PA_UART + 0x8000 )
 #define S3C2443_PA_UART3      (S3C24XX_PA_UART + 0xC000 )

 #define S3C2410_URXH	  (0x24)
 #define S3C2410_UTXH	  (0x20)
 #define S3C2410_ULCON	  (0x00)
 #define S3C2410_UCON	  (0x04)
 #define S3C2410_UFCON	  (0x08)
 #define S3C2410_UMCON	  (0x0C)
 #define S3C2410_UBRDIV	  (0x28)
 #define S3C2410_UTRSTAT	  (0x10)
 #define S3C2410_UERSTAT	  (0x14)
 #define S3C2410_UFSTAT	  (0x18)
 #define S3C2410_UMSTAT	  (0x1C)

 #define S3C2410_LCON_CFGMASK	  ((0xF<<3)|(0x3))

 #define S3C2410_LCON_CS5	  (0x0)
 #define S3C2410_LCON_CS6	  (0x1)
 #define S3C2410_LCON_CS7	  (0x2)
 #define S3C2410_LCON_CS8	  (0x3)
 #define S3C2410_LCON_CSMASK	  (0x3)

 #define S3C2410_LCON_PNONE	  (0x0)
 #define S3C2410_LCON_PEVEN	  (0x5 << 3)
 #define S3C2410_LCON_PODD	  (0x4 << 3)
 #define S3C2410_LCON_PMASK	  (0x7 << 3)

 #define S3C2410_LCON_STOPB	  (1<<2)
 #define S3C2410_LCON_IRM          (1<<6)

 #define S3C2440_UCON_CLKMASK	  (3<<10)
 #define S3C2440_UCON_PCLK	  (0<<10)
 #define S3C2440_UCON_UCLK	  (1<<10)
 #define S3C2440_UCON_PCLK2	  (2<<10)
 #define S3C2440_UCON_FCLK	  (3<<10)
 #define S3C2443_UCON_EPLL	  (3<<10)

 #define S3C6400_UCON_CLKMASK	(3<<10)
 #define S3C6400_UCON_PCLK	(0<<10)
 #define S3C6400_UCON_PCLK2	(2<<10)
 #define S3C6400_UCON_UCLK0	(1<<10)
 #define S3C6400_UCON_UCLK1	(3<<10)

 #define S3C2440_UCON2_FCLK_EN	  (1<<15)
 #define S3C2440_UCON0_DIVMASK	  (15 << 12)
 #define S3C2440_UCON1_DIVMASK	  (15 << 12)
 #define S3C2440_UCON2_DIVMASK	  (7 << 12)
 #define S3C2440_UCON_DIVSHIFT	  (12)

 #define S3C2412_UCON_CLKMASK	(3<<10)
 #define S3C2412_UCON_UCLK	(1<<10)
 #define S3C2412_UCON_USYSCLK	(3<<10)
 #define S3C2412_UCON_PCLK	(0<<10)
 #define S3C2412_UCON_PCLK2	(2<<10)

 #define S3C2410_UCON_UCLK	  (1<<10)
 #define S3C2410_UCON_SBREAK	  (1<<4)

 #define S3C2410_UCON_TXILEVEL	  (1<<9)
 #define S3C2410_UCON_RXILEVEL	  (1<<8)
 #define S3C2410_UCON_TXIRQMODE	  (1<<2)
 #define S3C2410_UCON_RXIRQMODE	  (1<<0)
 #define S3C2410_UCON_RXFIFO_TOI	  (1<<7)
 #define S3C2443_UCON_RXERR_IRQEN  (1<<6)
 #define S3C2443_UCON_LOOPBACK	  (1<<5)

 #define S3C2410_UCON_DEFAULT	  (S3C2410_UCON_TXILEVEL  | \
 				   S3C2410_UCON_RXILEVEL  | \
 				   S3C2410_UCON_TXIRQMODE | \
 				   S3C2410_UCON_RXIRQMODE | \
 				   S3C2410_UCON_RXFIFO_TOI)

 #define S3C2410_UFCON_FIFOMODE	  (1<<0)
 #define S3C2410_UFCON_TXTRIG0	  (0<<6)
 #define S3C2410_UFCON_RXTRIG8	  (1<<4)
 #define S3C2410_UFCON_RXTRIG12	  (2<<4)

 /* S3C2440 FIFO trigger levels */
 #define S3C2440_UFCON_RXTRIG1	  (0<<4)
 #define S3C2440_UFCON_RXTRIG8	  (1<<4)
 #define S3C2440_UFCON_RXTRIG16	  (2<<4)
 #define S3C2440_UFCON_RXTRIG32	  (3<<4)

 #define S3C2440_UFCON_TXTRIG0	  (0<<6)
 #define S3C2440_UFCON_TXTRIG16	  (1<<6)
 #define S3C2440_UFCON_TXTRIG32	  (2<<6)
 #define S3C2440_UFCON_TXTRIG48	  (3<<6)

 #define S3C2410_UFCON_RESETBOTH	  (3<<1)
 #define S3C2410_UFCON_RESETTX	  (1<<2)
 #define S3C2410_UFCON_RESETRX	  (1<<1)

 #define S3C2410_UFCON_DEFAULT	  (S3C2410_UFCON_FIFOMODE | \
 				   S3C2410_UFCON_TXTRIG0  | \
 				   S3C2410_UFCON_RXTRIG8 )

 #define	S3C2410_UMCOM_AFC	  (1<<4)
 #define	S3C2410_UMCOM_RTS_LOW	  (1<<0)

 #define S3C2412_UMCON_AFC_63	(0<<5)		/* same as s3c2443 */
 #define S3C2412_UMCON_AFC_56	(1<<5)
 #define S3C2412_UMCON_AFC_48	(2<<5)
 #define S3C2412_UMCON_AFC_40	(3<<5)
 #define S3C2412_UMCON_AFC_32	(4<<5)
 #define S3C2412_UMCON_AFC_24	(5<<5)
 #define S3C2412_UMCON_AFC_16	(6<<5)
 #define S3C2412_UMCON_AFC_8	(7<<5)

 #define S3C2410_UFSTAT_TXFULL	  (1<<9)
 #define S3C2410_UFSTAT_RXFULL	  (1<<8)
 #define S3C2410_UFSTAT_TXMASK	  (15<<4)
 #define S3C2410_UFSTAT_TXSHIFT	  (4)
 #define S3C2410_UFSTAT_RXMASK	  (15<<0)
 #define S3C2410_UFSTAT_RXSHIFT	  (0)

 /* UFSTAT S3C24A0 */
 #define S3C24A0_UFSTAT_TXFULL	  (1 << 14)
 #define S3C24A0_UFSTAT_RXFULL	  (1 << 6)
 #define S3C24A0_UFSTAT_TXMASK	  (63 << 8)
 #define S3C24A0_UFSTAT_TXSHIFT	  (8)
 #define S3C24A0_UFSTAT_RXMASK	  (63)
 #define S3C24A0_UFSTAT_RXSHIFT	  (0)

 /* UFSTAT S3C2443 same as S3C2440 */
 #define S3C2440_UFSTAT_TXFULL	  (1<<14)
 #define S3C2440_UFSTAT_RXFULL	  (1<<6)
 #define S3C2440_UFSTAT_TXSHIFT	  (8)
 #define S3C2440_UFSTAT_RXSHIFT	  (0)
 #define S3C2440_UFSTAT_TXMASK	  (63<<8)
 #define S3C2440_UFSTAT_RXMASK	  (63)

 #define S3C2410_UTRSTAT_TXE	  (1<<2)
 #define S3C2410_UTRSTAT_TXFE	  (1<<1)
 #define S3C2410_UTRSTAT_RXDR	  (1<<0)

 #define S3C2410_UERSTAT_OVERRUN	  (1<<0)
 #define S3C2410_UERSTAT_FRAME	  (1<<2)
 #define S3C2410_UERSTAT_BREAK	  (1<<3)
 #define S3C2443_UERSTAT_PARITY	  (1<<1)

 #define S3C2410_UERSTAT_ANY	  (S3C2410_UERSTAT_OVERRUN | \
 				   S3C2410_UERSTAT_FRAME | \
 				   S3C2410_UERSTAT_BREAK)

 #define S3C2410_UMSTAT_CTS	  (1<<0)
 #define S3C2410_UMSTAT_DeltaCTS	  (1<<2)

 #define S3C2443_DIVSLOT		  (0x2C)

 /* S3C64XX interrupt registers. */
 #define S3C64XX_UINTP		0x30
 #define S3C64XX_UINTSP		0x34
 #define S3C64XX_UINTM		0x38

 /* Following are specific to S5PV210 and S5P6442 */
 #define S5PV210_UCON_CLKMASK	(1<<10)
 #define S5PV210_UCON_PCLK	(0<<10)
 #define S5PV210_UCON_UCLK	(1<<10)

 #define S5PV210_UFCON_TXTRIG0	(0<<8)
 #define S5PV210_UFCON_TXTRIG4	(1<<8)
 #define S5PV210_UFCON_TXTRIG8	(2<<8)
 #define S5PV210_UFCON_TXTRIG16	(3<<8)
 #define S5PV210_UFCON_TXTRIG32	(4<<8)
 #define S5PV210_UFCON_TXTRIG64	(5<<8)
 #define S5PV210_UFCON_TXTRIG128 (6<<8)
 #define S5PV210_UFCON_TXTRIG256 (7<<8)

 #define S5PV210_UFCON_RXTRIG1	(0<<4)
 #define S5PV210_UFCON_RXTRIG4	(1<<4)
 #define S5PV210_UFCON_RXTRIG8	(2<<4)
 #define S5PV210_UFCON_RXTRIG16	(3<<4)
 #define S5PV210_UFCON_RXTRIG32	(4<<4)
 #define S5PV210_UFCON_RXTRIG64	(5<<4)
 #define S5PV210_UFCON_RXTRIG128	(6<<4)
 #define S5PV210_UFCON_RXTRIG256	(7<<4)

 #define S5PV210_UFSTAT_TXFULL	(1<<24)
 #define S5PV210_UFSTAT_RXFULL	(1<<8)
 #define S5PV210_UFSTAT_TXMASK	(255<<16)
 #define S5PV210_UFSTAT_TXSHIFT	(16)
 #define S5PV210_UFSTAT_RXMASK	(255<<0)
 #define S5PV210_UFSTAT_RXSHIFT	(0)

 #ifndef __ASSEMBLY__

 /* struct s3c24xx_uart_clksrc
  *
  * this structure defines a named clock source that can be used for the
  * uart, so that the best clock can be selected for the requested baud
  * rate.
  *
  * min_baud and max_baud define the range of baud-rates this clock is
  * acceptable for, if they are both zero, it is assumed any baud rate that
  * can be generated from this clock will be used.
  *
  * divisor gives the divisor from the clock to the one seen by the uart
 */

 struct s3c24xx_uart_clksrc {
 	const char	*name;
 	unsigned int	 divisor;
 	unsigned int	 min_baud;
 	unsigned int	 max_baud;
 };

 /* configuration structure for per-machine configurations for the
  * serial port
  *
  * the pointer is setup by the machine specific initialisation from the
  * arch/arm/mach-s3c2410/ directory.
 */

 struct s3c2410_uartcfg {
 	unsigned char	   hwport;	 /* hardware port number */
 	unsigned char	   unused;
 	unsigned short	   flags;
 	upf_t		   uart_flags;	 /* default uart flags */

 	unsigned int	   has_fracval;

 	unsigned long	   ucon;	 /* value of ucon for port */
 	unsigned long	   ulcon;	 /* value of ulcon for port */
 	unsigned long	   ufcon;	 /* value of ufcon for port */

 	struct s3c24xx_uart_clksrc *clocks;
 	unsigned int		    clocks_size;
 };

 /* s3c24xx_uart_devs
  *
  * this is exported from the core as we cannot use driver_register(),
  * or platform_add_device() before the console_initcall()
 */

 extern struct platform_device *s3c24xx_uart_devs[4];

 #endif /* __ASSEMBLY__ */

 #endif /* __ASM_ARM_REGS_SERIAL_H */
	/* arch/arm/plat-samsung/include/plat/regs-serial.h
	*
	* From linux/include/asm-arm/hardware/serial_s3c2410.h
	*
	* Internal header file for Samsung S3C2410 serial ports (UART0-2)
	*
	* Copyright (C) 2002 Shane Nay (shane@minirl.com)
	*
	* Additional defines, Copyright 2003 Simtec Electronics (linux@simtec.co.uk)
	*
	* Adapted from:
	*
	* Internal header file for MX1ADS serial ports (UART1 & 2)
	*
	* Copyright (C) 2002 Shane Nay (shane@minirl.com)
	*
	* This program is free software; you can redistribute it and/or modify
	* it under the terms of the GNU General Public License as published by
	* the Free Software Foundation; either version 2 of the License, or
	* (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
	*/

	#ifndef __ASM_ARM_REGS_SERIAL_H
	#define __ASM_ARM_REGS_SERIAL_H

	#define S3C24XX_VA_UART0 (S3C_VA_UART)
	#define S3C24XX_VA_UART1 (S3C_VA_UART + 0x4000 )
	#define S3C24XX_VA_UART2 (S3C_VA_UART + 0x8000 )
	#define S3C24XX_VA_UART3 (S3C_VA_UART + 0xC000 )

	#define S3C2410_PA_UART0 (S3C24XX_PA_UART)
	#define S3C2410_PA_UART1 (S3C24XX_PA_UART + 0x4000 )
	#define S3C2410_PA_UART2 (S3C24XX_PA_UART + 0x8000 )
	#define S3C2443_PA_UART3 (S3C24XX_PA_UART + 0xC000 )

	#define S3C2410_URXH (0x24)
	#define S3C2410_UTXH (0x20)
	#define S3C2410_ULCON (0x00)
	#define S3C2410_UCON (0x04)
	#define S3C2410_UFCON (0x08)
	#define S3C2410_UMCON (0x0C)
	#define S3C2410_UBRDIV (0x28)
	#define S3C2410_UTRSTAT (0x10)
	#define S3C2410_UERSTAT (0x14)
	#define S3C2410_UFSTAT (0x18)
	#define S3C2410_UMSTAT (0x1C)

	#define S3C2410_LCON_CFGMASK ((0xF<<3)\|(0x3))

	#define S3C2410_LCON_CS5 (0x0)
	#define S3C2410_LCON_CS6 (0x1)
	#define S3C2410_LCON_CS7 (0x2)
	#define S3C2410_LCON_CS8 (0x3)
	#define S3C2410_LCON_CSMASK (0x3)

	#define S3C2410_LCON_PNONE (0x0)
	#define S3C2410_LCON_PEVEN (0x5 << 3)
	#define S3C2410_LCON_PODD (0x4 << 3)
	#define S3C2410_LCON_PMASK (0x7 << 3)

	#define S3C2410_LCON_STOPB (1<<2)
	#define S3C2410_LCON_IRM (1<<6)

	#define S3C2440_UCON_CLKMASK (3<<10)
	#define S3C2440_UCON_PCLK (0<<10)
	#define S3C2440_UCON_UCLK (1<<10)
	#define S3C2440_UCON_PCLK2 (2<<10)
	#define S3C2440_UCON_FCLK (3<<10)
	#define S3C2443_UCON_EPLL (3<<10)

	#define S3C6400_UCON_CLKMASK (3<<10)
	#define S3C6400_UCON_PCLK (0<<10)
	#define S3C6400_UCON_PCLK2 (2<<10)
	#define S3C6400_UCON_UCLK0 (1<<10)
	#define S3C6400_UCON_UCLK1 (3<<10)

	#define S3C2440_UCON2_FCLK_EN (1<<15)
	#define S3C2440_UCON0_DIVMASK (15 << 12)
	#define S3C2440_UCON1_DIVMASK (15 << 12)
	#define S3C2440_UCON2_DIVMASK (7 << 12)
	#define S3C2440_UCON_DIVSHIFT (12)

	#define S3C2412_UCON_CLKMASK (3<<10)
	#define S3C2412_UCON_UCLK (1<<10)
	#define S3C2412_UCON_USYSCLK (3<<10)
	#define S3C2412_UCON_PCLK (0<<10)
	#define S3C2412_UCON_PCLK2 (2<<10)

	#define S3C2410_UCON_UCLK (1<<10)
	#define S3C2410_UCON_SBREAK (1<<4)

	#define S3C2410_UCON_TXILEVEL (1<<9)
	#define S3C2410_UCON_RXILEVEL (1<<8)
	#define S3C2410_UCON_TXIRQMODE (1<<2)
	#define S3C2410_UCON_RXIRQMODE (1<<0)
	#define S3C2410_UCON_RXFIFO_TOI (1<<7)
	#define S3C2443_UCON_RXERR_IRQEN (1<<6)
	#define S3C2443_UCON_LOOPBACK (1<<5)

	#define S3C2410_UCON_DEFAULT (S3C2410_UCON_TXILEVEL \| \
	S3C2410_UCON_RXILEVEL \| \
	S3C2410_UCON_TXIRQMODE \| \
	S3C2410_UCON_RXIRQMODE \| \
	S3C2410_UCON_RXFIFO_TOI)

	#define S3C2410_UFCON_FIFOMODE (1<<0)
	#define S3C2410_UFCON_TXTRIG0 (0<<6)
	#define S3C2410_UFCON_RXTRIG8 (1<<4)
	#define S3C2410_UFCON_RXTRIG12 (2<<4)

	/* S3C2440 FIFO trigger levels */
	#define S3C2440_UFCON_RXTRIG1 (0<<4)
	#define S3C2440_UFCON_RXTRIG8 (1<<4)
	#define S3C2440_UFCON_RXTRIG16 (2<<4)
	#define S3C2440_UFCON_RXTRIG32 (3<<4)

	#define S3C2440_UFCON_TXTRIG0 (0<<6)
	#define S3C2440_UFCON_TXTRIG16 (1<<6)
	#define S3C2440_UFCON_TXTRIG32 (2<<6)
	#define S3C2440_UFCON_TXTRIG48 (3<<6)

	#define S3C2410_UFCON_RESETBOTH (3<<1)
	#define S3C2410_UFCON_RESETTX (1<<2)
	#define S3C2410_UFCON_RESETRX (1<<1)

	#define S3C2410_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE \| \
	S3C2410_UFCON_TXTRIG0 \| \
	S3C2410_UFCON_RXTRIG8 )

	#define S3C2410_UMCOM_AFC (1<<4)
	#define S3C2410_UMCOM_RTS_LOW (1<<0)

	#define S3C2412_UMCON_AFC_63 (0<<5) /* same as s3c2443 */
	#define S3C2412_UMCON_AFC_56 (1<<5)
	#define S3C2412_UMCON_AFC_48 (2<<5)
	#define S3C2412_UMCON_AFC_40 (3<<5)
	#define S3C2412_UMCON_AFC_32 (4<<5)
	#define S3C2412_UMCON_AFC_24 (5<<5)
	#define S3C2412_UMCON_AFC_16 (6<<5)
	#define S3C2412_UMCON_AFC_8 (7<<5)

	#define S3C2410_UFSTAT_TXFULL (1<<9)
	#define S3C2410_UFSTAT_RXFULL (1<<8)
	#define S3C2410_UFSTAT_TXMASK (15<<4)
	#define S3C2410_UFSTAT_TXSHIFT (4)
	#define S3C2410_UFSTAT_RXMASK (15<<0)
	#define S3C2410_UFSTAT_RXSHIFT (0)

	/* UFSTAT S3C24A0 */
	#define S3C24A0_UFSTAT_TXFULL (1 << 14)
	#define S3C24A0_UFSTAT_RXFULL (1 << 6)
	#define S3C24A0_UFSTAT_TXMASK (63 << 8)
	#define S3C24A0_UFSTAT_TXSHIFT (8)
	#define S3C24A0_UFSTAT_RXMASK (63)
	#define S3C24A0_UFSTAT_RXSHIFT (0)

	/* UFSTAT S3C2443 same as S3C2440 */
	#define S3C2440_UFSTAT_TXFULL (1<<14)
	#define S3C2440_UFSTAT_RXFULL (1<<6)
	#define S3C2440_UFSTAT_TXSHIFT (8)
	#define S3C2440_UFSTAT_RXSHIFT (0)
	#define S3C2440_UFSTAT_TXMASK (63<<8)
	#define S3C2440_UFSTAT_RXMASK (63)

	#define S3C2410_UTRSTAT_TXE (1<<2)
	#define S3C2410_UTRSTAT_TXFE (1<<1)
	#define S3C2410_UTRSTAT_RXDR (1<<0)

	#define S3C2410_UERSTAT_OVERRUN (1<<0)
	#define S3C2410_UERSTAT_FRAME (1<<2)
	#define S3C2410_UERSTAT_BREAK (1<<3)
	#define S3C2443_UERSTAT_PARITY (1<<1)

	#define S3C2410_UERSTAT_ANY (S3C2410_UERSTAT_OVERRUN \| \
	S3C2410_UERSTAT_FRAME \| \
	S3C2410_UERSTAT_BREAK)

	#define S3C2410_UMSTAT_CTS (1<<0)
	#define S3C2410_UMSTAT_DeltaCTS (1<<2)

	#define S3C2443_DIVSLOT (0x2C)

	/* S3C64XX interrupt registers. */
	#define S3C64XX_UINTP 0x30
	#define S3C64XX_UINTSP 0x34
	#define S3C64XX_UINTM 0x38

	/* Following are specific to S5PV210 and S5P6442 */
	#define S5PV210_UCON_CLKMASK (1<<10)
	#define S5PV210_UCON_PCLK (0<<10)
	#define S5PV210_UCON_UCLK (1<<10)

	#define S5PV210_UFCON_TXTRIG0 (0<<8)
	#define S5PV210_UFCON_TXTRIG4 (1<<8)
	#define S5PV210_UFCON_TXTRIG8 (2<<8)
	#define S5PV210_UFCON_TXTRIG16 (3<<8)
	#define S5PV210_UFCON_TXTRIG32 (4<<8)
	#define S5PV210_UFCON_TXTRIG64 (5<<8)
	#define S5PV210_UFCON_TXTRIG128 (6<<8)
	#define S5PV210_UFCON_TXTRIG256 (7<<8)

	#define S5PV210_UFCON_RXTRIG1 (0<<4)
	#define S5PV210_UFCON_RXTRIG4 (1<<4)
	#define S5PV210_UFCON_RXTRIG8 (2<<4)
	#define S5PV210_UFCON_RXTRIG16 (3<<4)
	#define S5PV210_UFCON_RXTRIG32 (4<<4)
	#define S5PV210_UFCON_RXTRIG64 (5<<4)
	#define S5PV210_UFCON_RXTRIG128 (6<<4)
	#define S5PV210_UFCON_RXTRIG256 (7<<4)

	#define S5PV210_UFSTAT_TXFULL (1<<24)
	#define S5PV210_UFSTAT_RXFULL (1<<8)
	#define S5PV210_UFSTAT_TXMASK (255<<16)
	#define S5PV210_UFSTAT_TXSHIFT (16)
	#define S5PV210_UFSTAT_RXMASK (255<<0)
	#define S5PV210_UFSTAT_RXSHIFT (0)

	#ifndef __ASSEMBLY__

	/* struct s3c24xx_uart_clksrc
	*
	* this structure defines a named clock source that can be used for the
	* uart, so that the best clock can be selected for the requested baud
	* rate.
	*
	* min_baud and max_baud define the range of baud-rates this clock is
	* acceptable for, if they are both zero, it is assumed any baud rate that
	* can be generated from this clock will be used.
	*
	* divisor gives the divisor from the clock to the one seen by the uart
	*/

	struct s3c24xx_uart_clksrc {
	const char *name;
	unsigned int divisor;
	unsigned int min_baud;
	unsigned int max_baud;
	};

	/* configuration structure for per-machine configurations for the
	* serial port
	*
	* the pointer is setup by the machine specific initialisation from the
	* arch/arm/mach-s3c2410/ directory.
	*/

	struct s3c2410_uartcfg {
	unsigned char hwport; /* hardware port number */
	unsigned char unused;
	unsigned short flags;
	upf_t uart_flags; /* default uart flags */

	unsigned int has_fracval;

	unsigned long ucon; /* value of ucon for port */
	unsigned long ulcon; /* value of ulcon for port */
	unsigned long ufcon; /* value of ufcon for port */

	struct s3c24xx_uart_clksrc *clocks;
	unsigned int clocks_size;
	};

	/* s3c24xx_uart_devs
	*
	* this is exported from the core as we cannot use driver_register(),
	* or platform_add_device() before the console_initcall()
	*/

	extern struct platform_device *s3c24xx_uart_devs[4];

	#endif /* __ASSEMBLY__ */

	#endif /* __ASM_ARM_REGS_SERIAL_H */