blob: df47668927676eeb53a85033f34812f643715ad7 [file] [log] [blame]
Robin Getz3bebca22007-10-10 23:55:26 +08001/*
2 * File: include/asm-blackfin/cplb.h
3 * Based on: include/asm-blackfin/mach-bf537/bf537.h
4 * Author: Robin Getz <rgetz@blackfin.uclinux.org>
Bryan Wu1394f032007-05-06 14:50:22 -07005 *
Robin Getz3bebca22007-10-10 23:55:26 +08006 * Created: 2000
7 * Description: Common CPLB definitions for CPLB init
Bryan Wu1394f032007-05-06 14:50:22 -07008 *
Robin Getz3bebca22007-10-10 23:55:26 +08009 * Modified:
10 * Copyright 2004-2007 Analog Devices Inc.
Bryan Wu1394f032007-05-06 14:50:22 -070011 *
Robin Getz3bebca22007-10-10 23:55:26 +080012 * Bugs: Enter bugs at http://blackfin.uclinux.org/
13 *
14 * This program is free software; you can redistribute it and/or modify
15 * it under the terms of the GNU General Public License as published by
16 * the Free Software Foundation; either version 2 of the License, or
17 * (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, see the file COPYING, or write
26 * to the Free Software Foundation, Inc.,
27 * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
28 */
Bryan Wu1394f032007-05-06 14:50:22 -070029
30#ifndef _CPLB_H
31#define _CPLB_H
32
33# include <asm/blackfin.h>
34
Robin Getz3bebca22007-10-10 23:55:26 +080035#define SDRAM_IGENERIC (CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID | CPLB_PORTPRIO)
36#define SDRAM_IKERNEL (SDRAM_IGENERIC | CPLB_LOCK)
37#define L1_IMEMORY ( CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)
38#define SDRAM_INON_CHBL ( CPLB_USER_RD | CPLB_VALID)
39
40/*Use the menuconfig cache policy here - CONFIG_BFIN_WT/CONFIG_BFIN_WB*/
41
42#if ANOMALY_05000158
43#define ANOMALY_05000158_WORKAROUND 0x200
44#else
45#define ANOMALY_05000158_WORKAROUND 0x0
46#endif
47
48#define CPLB_COMMON (CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
49
50#ifdef CONFIG_BFIN_WB /*Write Back Policy */
51#define SDRAM_DGENERIC (CPLB_L1_CHBL | CPLB_COMMON)
52#else /*Write Through */
53#define SDRAM_DGENERIC (CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_COMMON)
54#endif
55
56#define L1_DMEMORY (CPLB_LOCK | CPLB_COMMON)
57#define SDRAM_DNON_CHBL (CPLB_COMMON)
58#define SDRAM_EBIU (CPLB_COMMON)
59#define SDRAM_OOPS (CPLB_VALID | ANOMALY_05000158_WORKAROUND | CPLB_LOCK | CPLB_DIRTY)
60
61#define SIZE_1K 0x00000400 /* 1K */
62#define SIZE_4K 0x00001000 /* 4K */
63#define SIZE_1M 0x00100000 /* 1M */
64#define SIZE_4M 0x00400000 /* 4M */
65
66#define MAX_CPLBS (16 * 2)
67
Michael Hennerich07bdda02007-08-27 15:29:35 +080068#define ASYNC_MEMORY_CPLB_COVERAGE ((ASYNC_BANK0_SIZE + ASYNC_BANK1_SIZE + \
69 ASYNC_BANK2_SIZE + ASYNC_BANK3_SIZE) / SIZE_4M)
70
Robin Getz3bebca22007-10-10 23:55:26 +080071/*
72* Number of required data CPLB switchtable entries
73* MEMSIZE / 4 (we mostly install 4M page size CPLBs
74* approx 16 for smaller 1MB page size CPLBs for allignment purposes
75* 1 for L1 Data Memory
Michael Hennerich07bdda02007-08-27 15:29:35 +080076* possibly 1 for L2 Data Memory
Robin Getz3bebca22007-10-10 23:55:26 +080077* 1 for CONFIG_DEBUG_HUNT_FOR_ZERO
78* 1 for ASYNC Memory
79*/
80
81
Michael Hennerich07bdda02007-08-27 15:29:35 +080082#define MAX_SWITCH_D_CPLBS (((CONFIG_MEM_SIZE / 4) + 16 + 1 + 1 + 1 \
83 + ASYNC_MEMORY_CPLB_COVERAGE) * 2)
Robin Getz3bebca22007-10-10 23:55:26 +080084
85/*
86* Number of required instruction CPLB switchtable entries
87* MEMSIZE / 4 (we mostly install 4M page size CPLBs
88* approx 12 for smaller 1MB page size CPLBs for allignment purposes
89* 1 for L1 Instruction Memory
Michael Hennerich07bdda02007-08-27 15:29:35 +080090* possibly 1 for L2 Instruction Memory
Robin Getz3bebca22007-10-10 23:55:26 +080091* 1 for CONFIG_DEBUG_HUNT_FOR_ZERO
92*/
93
Michael Hennerich07bdda02007-08-27 15:29:35 +080094#define MAX_SWITCH_I_CPLBS (((CONFIG_MEM_SIZE / 4) + 12 + 1 + 1 + 1) * 2)
Robin Getz3bebca22007-10-10 23:55:26 +080095
96
Bryan Wu1394f032007-05-06 14:50:22 -070097#define CPLB_ENABLE_ICACHE_P 0
98#define CPLB_ENABLE_DCACHE_P 1
99#define CPLB_ENABLE_DCACHE2_P 2
100#define CPLB_ENABLE_CPLBS_P 3 /* Deprecated! */
101#define CPLB_ENABLE_ICPLBS_P 4
102#define CPLB_ENABLE_DCPLBS_P 5
103
104#define CPLB_ENABLE_ICACHE (1<<CPLB_ENABLE_ICACHE_P)
105#define CPLB_ENABLE_DCACHE (1<<CPLB_ENABLE_DCACHE_P)
106#define CPLB_ENABLE_DCACHE2 (1<<CPLB_ENABLE_DCACHE2_P)
107#define CPLB_ENABLE_CPLBS (1<<CPLB_ENABLE_CPLBS_P)
108#define CPLB_ENABLE_ICPLBS (1<<CPLB_ENABLE_ICPLBS_P)
109#define CPLB_ENABLE_DCPLBS (1<<CPLB_ENABLE_DCPLBS_P)
110#define CPLB_ENABLE_ANY_CPLBS CPLB_ENABLE_CPLBS | \
111 CPLB_ENABLE_ICPLBS | \
112 CPLB_ENABLE_DCPLBS
113
114#define CPLB_RELOADED 0x0000
115#define CPLB_NO_UNLOCKED 0x0001
116#define CPLB_NO_ADDR_MATCH 0x0002
117#define CPLB_PROT_VIOL 0x0003
118#define CPLB_UNKNOWN_ERR 0x0004
119
120#define CPLB_DEF_CACHE CPLB_L1_CHBL | CPLB_WT
121#define CPLB_CACHE_ENABLED CPLB_L1_CHBL | CPLB_DIRTY
122
Bryan Wu1394f032007-05-06 14:50:22 -0700123#define CPLB_I_PAGE_MGMT CPLB_LOCK | CPLB_VALID
124#define CPLB_D_PAGE_MGMT CPLB_LOCK | CPLB_ALL_ACCESS | CPLB_VALID
125#define CPLB_DNOCACHE CPLB_ALL_ACCESS | CPLB_VALID
126#define CPLB_DDOCACHE CPLB_DNOCACHE | CPLB_DEF_CACHE
127#define CPLB_INOCACHE CPLB_USER_RD | CPLB_VALID
128#define CPLB_IDOCACHE CPLB_INOCACHE | CPLB_L1_CHBL
129
130#endif /* _CPLB_H */