1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
|
/* Copyright (C) 2018 The Android Open Source Project
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "instruction_simplifier_x86.h"
#include "instruction_simplifier_x86_shared.h"
#include "code_generator_x86.h"
namespace art HIDDEN {
namespace x86 {
class InstructionSimplifierX86Visitor final : public HGraphVisitor {
public:
InstructionSimplifierX86Visitor(HGraph* graph,
CodeGenerator* codegen,
OptimizingCompilerStats* stats)
: HGraphVisitor(graph),
codegen_(down_cast<CodeGeneratorX86*>(codegen)),
stats_(stats) {}
void RecordSimplification() {
MaybeRecordStat(stats_, MethodCompilationStat::kInstructionSimplificationsArch);
}
bool HasAVX2() {
return (codegen_->GetInstructionSetFeatures().HasAVX2());
}
void VisitBasicBlock(HBasicBlock* block) override {
for (HInstructionIterator it(block->GetInstructions()); !it.Done(); it.Advance()) {
HInstruction* instruction = it.Current();
if (instruction->IsInBlock()) {
instruction->Accept(this);
}
}
}
void VisitAnd(HAnd * instruction) override;
void VisitRol(HRol* instruction) override;
void VisitXor(HXor* instruction) override;
private:
CodeGeneratorX86* codegen_;
OptimizingCompilerStats* stats_;
};
void InstructionSimplifierX86Visitor::VisitAnd(HAnd* instruction) {
if (!HasAVX2()) {
return;
}
if (TryCombineAndNot(instruction)) {
RecordSimplification();
} else if (instruction->GetResultType() == DataType::Type::kInt32) {
if (TryGenerateResetLeastSetBit(instruction)) {
RecordSimplification();
}
}
}
void InstructionSimplifierX86Visitor::VisitRol(HRol* rol) {
if (rol->GetType() != DataType::Type::kInt64) {
return;
}
HBasicBlock* block = rol->GetBlock();
HGraph* graph = block->GetGraph();
ArenaAllocator* allocator = graph->GetAllocator();
HNeg* neg = new (allocator) HNeg(DataType::Type::kInt32, rol->GetRight());
block->InsertInstructionBefore(neg, rol);
HRor* ror = new (allocator) HRor(rol->GetType(), rol->GetLeft(), neg);
block->ReplaceAndRemoveInstructionWith(rol, ror);
}
void InstructionSimplifierX86Visitor::VisitXor(HXor* instruction) {
if (!HasAVX2()) {
return;
}
if (instruction->GetResultType() == DataType::Type::kInt32) {
if (TryGenerateMaskUptoLeastSetBit(instruction)) {
RecordSimplification();
}
}
}
bool InstructionSimplifierX86::Run() {
InstructionSimplifierX86Visitor visitor(graph_, codegen_, stats_);
visitor.VisitReversePostOrder();
return true;
}
} // namespace x86
} // namespace art
|