summaryrefslogtreecommitdiff
path: root/disassembler/disassembler_x86.cc
AgeCommit message (Expand)Author
2016-01-20Implemented BitCount as an intrinsic. With unit test. Aart Bik
2015-09-15Add X86 bsf and rotate instructions Mark Mendell
2015-08-14Add 'bsr' instruction to x86 and x86_64 Mark Mendell
2015-08-14Add rep movsw to x86 and x86_64 instructions. Mark Mendell
2015-07-30Added disassembler support for repe_cmpsw instruction in x86, x86_64 agicsaki
2015-04-29Fix for incorrect encode and parse of PEXTRW instruction nikolay serdjuk
2015-04-07Fix for incorrect parse of PEXTRW instruction nikolay serdjuk
2015-04-01[optimizing] Implement x86/x86_64 math intrinsics Mark Mendell
2015-01-27ART: Fix x86 disassembler Andreas Gampe
2014-12-16Fix crash in x86 disassembler. Nicolas Geoffray
2014-12-15ART: Do not inline elf writer debug symbols Andreas Gampe
2014-12-15ART: Break up x86 disassembler main function Andreas Gampe
2014-11-07Tidy x86 disassembler Ian Rogers
2014-10-24Tidy logging code not using UNIMPLEMENTED. Ian Rogers
2014-10-22C++11 related clean-up of DISALLOW_.. Ian Rogers
2014-10-22Tidy up logging. Ian Rogers
2014-10-09Enable -Wimplicit-fallthrough. Ian Rogers
2014-09-29ART: Fix some -Wpedantic errors Andreas Gampe
2014-09-16Avoid printing absolute addresses in oatdump Brian Carlstrom
2014-09-03ART: Vectorization opcode implementation fixes Lupusoru, Razvan A
2014-08-26ART: Add non-temporal store support Jean Christophe Beyler
2014-08-14Implement inlined shift long for 32bit Yixin Shou
2014-07-30ART: Correct disassembling of 64bit immediates on x86_64 Vladimir Kostyukov
2014-07-09ART: Correct disassembling of regs from opcodes Vladimir Kostyukov
2014-07-08Merge "X86 Backend support for vectorized float and byte 16x16 operations" Ian Rogers
2014-07-08X86 Backend support for vectorized float and byte 16x16 operations Udayan Banerji
2014-07-09x86_64: Clean-up after cmp-long fix Serguei Katkov
2014-07-07Merge "ART: Add HADDPS/HADDPD/SHUFPS/SHUFPD instruction generation" Ian Rogers
2014-07-03ART: FF-opcodes are target-specific Vladimir Kostyukov
2014-07-02Load 64 bit constant into GPR by single instruction for 64bit mode Yixin Shou
2014-07-01ART: FPU instructions support in disassembler Vladimir Kostyukov
2014-06-25ART: Add HADDPS/HADDPD/SHUFPS/SHUFPD instruction generation Olivier Come
2014-06-21X86 Dis: Add missing mov byte; Add size suffixes Mark Mendell
2014-06-08Add Move with Sign Extend Double to disassembler Mark Mendell
2014-06-05Fix X86 disassambler printing of XMM, MM registers Mark Mendell
2014-06-04ART: x86_64 disassembler improvements Vladimir Kostyukov
2014-05-30Support disassembly of 16-bit immediates Mark Mendell
2014-05-24Implement all vector instructions for X86 Mark Mendell
2014-04-25ART: Enables x86_64 disassembly Vladimir Kostyukov
2014-04-17ART: Fixes an issue with REX prefix for instructions with no ModRM byte Vladimir Kostyukov
2014-04-01Allow mixing of thread offsets between 32 and 64bit architectures. Ian Rogers
2014-03-26Relaxed memory barriers for x86 Razvan A Lupusoru
2014-03-14x86-64 disassembler support. Ian Rogers
2014-02-20Inline x86 String.indexOf Mark Mendell
2014-02-11Support to generate inline long to FP bytecodes for x86 Razvan A Lupusoru
2014-02-05Specializing x86 range argument copying Razvan A Lupusoru
2014-01-28Merge "Improve x86 long multiply and shifts" Ian Rogers
2014-01-24Reduce x86 sequence for GP pair to XMM Razvan A Lupusoru
2014-01-24Improve x86 long multiply and shifts Mark Mendell
2014-01-24Improve x86 long divide Mark Mendell
generated by cgit v1.2.3-59-g8ed1b (git 2.39.0) at 2025-11-09 03:47:27 +0000