summaryrefslogtreecommitdiff
path: root/test/640-checker-simd/src/SimdDouble.java
diff options
context:
space:
mode:
Diffstat (limited to 'test/640-checker-simd/src/SimdDouble.java')
-rw-r--r--test/640-checker-simd/src/SimdDouble.java12
1 files changed, 6 insertions, 6 deletions
diff --git a/test/640-checker-simd/src/SimdDouble.java b/test/640-checker-simd/src/SimdDouble.java
index 970bca9a39..85704bf6e3 100644
--- a/test/640-checker-simd/src/SimdDouble.java
+++ b/test/640-checker-simd/src/SimdDouble.java
@@ -30,7 +30,7 @@ public class SimdDouble {
/// CHECK-DAG: ArrayGet loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: ArraySet loop:<<Loop>> outer_loop:none
//
- /// CHECK-START-{ARM64,MIPS64}: void SimdDouble.add(double) loop_optimization (after)
+ /// CHECK-START-ARM64: void SimdDouble.add(double) loop_optimization (after)
/// CHECK-DAG: VecLoad loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: VecAdd loop:<<Loop>> outer_loop:none
/// CHECK-DAG: VecStore loop:<<Loop>> outer_loop:none
@@ -43,7 +43,7 @@ public class SimdDouble {
/// CHECK-DAG: ArrayGet loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: ArraySet loop:<<Loop>> outer_loop:none
//
- /// CHECK-START-{ARM64,MIPS64}: void SimdDouble.sub(double) loop_optimization (after)
+ /// CHECK-START-ARM64: void SimdDouble.sub(double) loop_optimization (after)
/// CHECK-DAG: VecLoad loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: VecSub loop:<<Loop>> outer_loop:none
/// CHECK-DAG: VecStore loop:<<Loop>> outer_loop:none
@@ -56,7 +56,7 @@ public class SimdDouble {
/// CHECK-DAG: ArrayGet loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: ArraySet loop:<<Loop>> outer_loop:none
//
- /// CHECK-START-{ARM64,MIPS64}: void SimdDouble.mul(double) loop_optimization (after)
+ /// CHECK-START-ARM64: void SimdDouble.mul(double) loop_optimization (after)
/// CHECK-DAG: VecLoad loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: VecMul loop:<<Loop>> outer_loop:none
/// CHECK-DAG: VecStore loop:<<Loop>> outer_loop:none
@@ -69,7 +69,7 @@ public class SimdDouble {
/// CHECK-DAG: ArrayGet loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: ArraySet loop:<<Loop>> outer_loop:none
//
- /// CHECK-START-{ARM64,MIPS64}: void SimdDouble.div(double) loop_optimization (after)
+ /// CHECK-START-ARM64: void SimdDouble.div(double) loop_optimization (after)
/// CHECK-DAG: VecLoad loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: VecDiv loop:<<Loop>> outer_loop:none
/// CHECK-DAG: VecStore loop:<<Loop>> outer_loop:none
@@ -82,7 +82,7 @@ public class SimdDouble {
/// CHECK-DAG: ArrayGet loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: ArraySet loop:<<Loop>> outer_loop:none
//
- /// CHECK-START-{ARM64,MIPS64}: void SimdDouble.neg() loop_optimization (after)
+ /// CHECK-START-ARM64: void SimdDouble.neg() loop_optimization (after)
/// CHECK-DAG: VecLoad loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: VecNeg loop:<<Loop>> outer_loop:none
/// CHECK-DAG: VecStore loop:<<Loop>> outer_loop:none
@@ -95,7 +95,7 @@ public class SimdDouble {
/// CHECK-DAG: ArrayGet loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: ArraySet loop:<<Loop>> outer_loop:none
//
- /// CHECK-START-{ARM64,MIPS64}: void SimdDouble.abs() loop_optimization (after)
+ /// CHECK-START-ARM64: void SimdDouble.abs() loop_optimization (after)
/// CHECK-DAG: VecLoad loop:<<Loop:B\d+>> outer_loop:none
/// CHECK-DAG: VecAbs loop:<<Loop>> outer_loop:none
/// CHECK-DAG: VecStore loop:<<Loop>> outer_loop:none