diff options
| author | 2015-03-04 15:42:45 -0500 | |
|---|---|---|
| committer | 2015-03-05 11:08:33 +0000 | |
| commit | 5f8741860d465410bfed495dbb5f794590d338da (patch) | |
| tree | cf295594b5b018e96959ddf474e7c8b7374006b5 /compiler/optimizing/code_generator.h | |
| parent | c670efd6ba9dbd1166bfd8c805bb6b2df7d4313a (diff) | |
[optimizing] Use callee-save registers for x86
Add ESI, EDI, EBP to available registers for non-baseline mode. Ensure
that they aren't used when byte addressible registers are needed.
Change-Id: Ie7130d4084c2ae9cfcd1e47c26eb3e5dcac1ebd6
Signed-off-by: Mark Mendell <mark.p.mendell@intel.com>
Diffstat (limited to 'compiler/optimizing/code_generator.h')
| -rw-r--r-- | compiler/optimizing/code_generator.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/compiler/optimizing/code_generator.h b/compiler/optimizing/code_generator.h index f46a36d02f..5146afad8d 100644 --- a/compiler/optimizing/code_generator.h +++ b/compiler/optimizing/code_generator.h @@ -378,6 +378,7 @@ class CodeGenerator { void InitLocationsBaseline(HInstruction* instruction); size_t GetStackOffsetOfSavedRegister(size_t index); void CompileInternal(CodeAllocator* allocator, bool is_baseline); + void BlockIfInRegister(Location location, bool is_out = false) const; HGraph* const graph_; const CompilerOptions& compiler_options_; |