summaryrefslogtreecommitdiff
path: root/compiler/dex/mir_optimization.cc
diff options
context:
space:
mode:
author Serguei Katkov <serguei.i.katkov@intel.com> 2014-07-15 17:25:46 +0700
committer Serguei Katkov <serguei.i.katkov@intel.com> 2014-07-21 11:43:42 +0700
commit597da1f76e542b9699f8e5f8cacfea84f8854429 (patch)
tree4896225aded25a149c3978b781bd8ca850fa98d3 /compiler/dex/mir_optimization.cc
parent4436e926aa8e64ac7e4c4afb81f2a59b2477045a (diff)
SetConstantWide should mark both SSA regs as constant
Without this change user have no chances to get the highest part of wide reg using utility functions. Change-Id: I2f56229ffb98276768a77c1e4a2913f288999328 Signed-off-by: Serguei Katkov <serguei.i.katkov@intel.com>
Diffstat (limited to 'compiler/dex/mir_optimization.cc')
-rw-r--r--compiler/dex/mir_optimization.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/compiler/dex/mir_optimization.cc b/compiler/dex/mir_optimization.cc
index 869c48f66c..d1a2f8ede5 100644
--- a/compiler/dex/mir_optimization.cc
+++ b/compiler/dex/mir_optimization.cc
@@ -37,6 +37,7 @@ void MIRGraph::SetConstant(int32_t ssa_reg, int value) {
void MIRGraph::SetConstantWide(int ssa_reg, int64_t value) {
is_constant_v_->SetBit(ssa_reg);
+ is_constant_v_->SetBit(ssa_reg + 1);
constant_values_[ssa_reg] = Low32Bits(value);
constant_values_[ssa_reg + 1] = High32Bits(value);
}