blob: 9a99856df1c93ea4d23612d7e2c4670cd82a1a81 [file] [log] [blame]
Heiko Carstens0ad775d2005-11-07 00:59:12 -08001/*
Heiko Carstensa53c8fa2012-07-20 11:15:04 +02002 * Copyright IBM Corp. 2005, 2010
Heiko Carstens0ad775d2005-11-07 00:59:12 -08003 *
4 * Author(s): Hartmut Penner <hp@de.ibm.com>
5 * Martin Schwidefsky <schwidefsky@de.ibm.com>
6 * Rob van der Heij <rvdhei@iae.nl>
7 * Heiko Carstens <heiko.carstens@de.ibm.com>
8 *
9 */
10
Martin Schwidefsky1844c9b2010-02-26 22:37:53 +010011#include <linux/init.h>
Jan Glauber144d6342011-07-24 10:48:19 +020012#include <linux/linkage.h>
Martin Schwidefsky1844c9b2010-02-26 22:37:53 +010013#include <asm/asm-offsets.h>
14#include <asm/thread_info.h>
15#include <asm/page.h>
Heiko Carstensb1b70302006-06-29 14:58:17 +020016
Martin Schwidefsky1844c9b2010-02-26 22:37:53 +010017__HEAD
Jan Glauber144d6342011-07-24 10:48:19 +020018ENTRY(startup_continue)
Heiko Carstensb1b70302006-06-29 14:58:17 +020019 basr %r13,0 # get base
Martin Schwidefskye37f50e2008-12-25 13:39:19 +010020.LPG1:
21
Martin Schwidefsky1844c9b2010-02-26 22:37:53 +010022 l %r1,.Lbase_cc-.LPG1(%r13)
23 mvc 0(8,%r1),__LC_LAST_UPDATE_CLOCK
Heiko Carstens0ad775d2005-11-07 00:59:12 -080024 lctl %c0,%c15,.Lctl-.LPG1(%r13) # load control registers
Heiko Carstensb1b70302006-06-29 14:58:17 +020025 l %r12,.Lparmaddr-.LPG1(%r13) # pointer to parameter area
26 # move IPL device to lowcore
Heiko Carstense87bfe52006-09-20 15:59:15 +020027#
28# Setup stack
29#
30 l %r15,.Linittu-.LPG1(%r13)
Heiko Carstens0c88ee52009-09-11 10:28:58 +020031 st %r15,__LC_THREAD_INFO # cache thread info in lowcore
Heiko Carstense87bfe52006-09-20 15:59:15 +020032 mvc __LC_CURRENT(4),__TI_task(%r15)
33 ahi %r15,1<<(PAGE_SHIFT+THREAD_ORDER) # init_task_union+THREAD_SIZE
34 st %r15,__LC_KERNEL_STACK # set end of kernel stack
35 ahi %r15,-96
Hongjie Yangfe355b72007-02-05 21:18:24 +010036#
37# Save ipl parameters, clear bss memory, initialize storage key for kernel pages,
38# and create a kernel NSS if the SAVESYS= parm is defined
39#
40 l %r14,.Lstartup_init-.LPG1(%r13)
Heiko Carstense87bfe52006-09-20 15:59:15 +020041 basr %r14,%r14
Heiko Carstens0ad775d2005-11-07 00:59:12 -080042 lpsw .Lentry-.LPG1(13) # jump to _stext in primary-space,
43 # virtual and never return ...
44 .align 8
45.Lentry:.long 0x00080000,0x80000000 + _stext
Martin Schwidefsky5beab992011-07-24 10:48:28 +020046.Lctl: .long 0x04b50000 # cr0: various things
Heiko Carstens0ad775d2005-11-07 00:59:12 -080047 .long 0 # cr1: primary space segment table
48 .long .Lduct # cr2: dispatchable unit control table
49 .long 0 # cr3: instruction authorization
50 .long 0 # cr4: instruction authorization
Gerald Schaefer482b05d2007-03-05 23:35:54 +010051 .long .Lduct # cr5: primary-aste origin
Heiko Carstens0ad775d2005-11-07 00:59:12 -080052 .long 0 # cr6: I/O interrupts
53 .long 0 # cr7: secondary space segment table
54 .long 0 # cr8: access registers translation
55 .long 0 # cr9: tracing off
56 .long 0 # cr10: tracing off
57 .long 0 # cr11: tracing off
58 .long 0 # cr12: tracing off
59 .long 0 # cr13: home space segment table
60 .long 0xc0000000 # cr14: machine check handling off
61 .long 0 # cr15: linkage stack operations
Heiko Carstens0ad775d2005-11-07 00:59:12 -080062.Lmchunk:.long memory_chunk
Heiko Carstens0ad775d2005-11-07 00:59:12 -080063.Lbss_bgn: .long __bss_start
64.Lbss_end: .long _end
Heiko Carstensb1b70302006-06-29 14:58:17 +020065.Lparmaddr: .long PARMAREA
Heiko Carstensab14de62007-02-05 21:18:37 +010066.Linittu: .long init_thread_union
67.Lstartup_init:
68 .long startup_init
Gerald Schaefer482b05d2007-03-05 23:35:54 +010069 .align 64
70.Lduct: .long 0,0,0,0,.Lduald,0,0,0
71 .long 0,0,0,0,0,0,0,0
72 .align 128
73.Lduald:.rept 8
74 .long 0x80000000,0,0,0 # invalid access-list entries
75 .endr
Martin Schwidefsky1844c9b2010-02-26 22:37:53 +010076.Lbase_cc:
77 .long sched_clock_base_cc
Heiko Carstense87bfe52006-09-20 15:59:15 +020078
Jan Glauber144d6342011-07-24 10:48:19 +020079ENTRY(_ehead)
Martin Schwidefsky1844c9b2010-02-26 22:37:53 +010080
Martin Schwidefsky57d84902010-05-12 09:32:13 +020081 .org 0x100000 - 0x11000 # head.o ends at 0x11000
Heiko Carstens0ad775d2005-11-07 00:59:12 -080082#
Heiko Carstensb1b70302006-06-29 14:58:17 +020083# startup-code, running in absolute addressing mode
Heiko Carstens0ad775d2005-11-07 00:59:12 -080084#
Jan Glauber144d6342011-07-24 10:48:19 +020085ENTRY(_stext)
86 basr %r13,0 # get base
Heiko Carstens0ad775d2005-11-07 00:59:12 -080087.LPG3:
Heiko Carstens0ad775d2005-11-07 00:59:12 -080088# check control registers
89 stctl %c0,%c15,0(%r15)
Martin Schwidefskyd98e19c2011-10-30 15:16:58 +010090 oi 2(%r15),0x60 # enable sigp emergency & external call
Heiko Carstens0ad775d2005-11-07 00:59:12 -080091 oi 0(%r15),0x10 # switch on low address protection
92 lctl %c0,%c15,0(%r15)
93
94#
95 lam 0,15,.Laregs-.LPG3(%r13) # load access regs needed by uaccess
96 l %r14,.Lstart-.LPG3(%r13)
97 basr %r14,%r14 # call start_kernel
98#
99# We returned from start_kernel ?!? PANIK
100#
101 basr %r13,0
102 lpsw .Ldw-.(%r13) # load disabled wait psw
103#
104 .align 8
105.Ldw: .long 0x000a0000,0x00000000
Heiko Carstens0ad775d2005-11-07 00:59:12 -0800106.Lstart:.long start_kernel
107.Laregs:.long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0